Regviz

Espressif Systems /ESP32 /PCNT /INT_ENA

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as INT_ENA

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Espressif Systems/ESP32/PCNT/INT_ENA#0x0

31282724232019161512118743000000000000000000000000000000000000000000 (CNT_THR_EVENT_U0)CNT_THR_EVENT_U00 (CNT_THR_EVENT_U1)CNT_THR_EVENT_U10 (CNT_THR_EVENT_U2)CNT_THR_EVENT_U20 (CNT_THR_EVENT_U3)CNT_THR_EVENT_U30 (CNT_THR_EVENT_U4)CNT_THR_EVENT_U40 (CNT_THR_EVENT_U5)CNT_THR_EVENT_U50 (CNT_THR_EVENT_U6)CNT_THR_EVENT_U60 (CNT_THR_EVENT_U7)CNT_THR_EVENT_U7

Fields

CNT_THR_EVENT_U0

This is the interrupt enable bit for channel0 event.
CNT_THR_EVENT_U1

This is the interrupt enable bit for channel1 event.
CNT_THR_EVENT_U2

This is the interrupt enable bit for channel2 event.
CNT_THR_EVENT_U3

This is the interrupt enable bit for channel3 event.
CNT_THR_EVENT_U4

This is the interrupt enable bit for channel4 event.
CNT_THR_EVENT_U5

This is the interrupt enable bit for channel5 event.
CNT_THR_EVENT_U6

This is the interrupt enable bit for channel6 event.
CNT_THR_EVENT_U7

This is the interrupt enable bit for channel7 event.

Links

()

Register License

Copyright 2024 Espressif Systems (Shanghai) PTE LTD

Licensed under the Apache License, Version 2.0 (the “License”); you may not use this file except in compliance with the License. You may obtain a copy of the License at

http://www.apache.org/licenses/LICENSE-2.0

Unless required by applicable law or agreed to in writing, software distributed under the License is distributed on an “AS IS” BASIS, WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the License for the specific language governing permissions and limitations under the License.

 ()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data